We demonstrate for the first time InGaAs/InAs heterojunction single nanowire (NW) vertical tunnel FETs fabricated by a top-down approach. Using a novel III-V dry etch process and gate-source isolation method, we have fabricated 50 nm diameter NW TFETs with a channel length of 60 nm and EOT=1.2 nm. Thanks to the insertion of an InAs notch, high source doping, high-aspect ratio nanowire geometry and scaled gate oxide, an average subthreshold swing (S) of 79 mV/dec at V ds = 0.3 V is obtained over 2 decades of current. On the same device, I on = 0.27 μA/μm is extracted at V dd = 0.3 V with a fixed I off = 100 pA/μm. This is the highest ON current demonstrated at this OFF current level in NW TFETs containing III-V materials.
Introduction
In light of the increased emphasis on energy efficiency in electronics, the tunnel FET (TFET) has become attractive due to its potential for low voltage operation [1] . In TFETs, InGaAs-based heterojunctions promise a combination of steep slope, high ON-current due to the reduced tunnel barrier height [2] , and a well passivated surface. To enable continued scaling, a nanowire (NW) transistor geometry with wrapped-around gate is highly favorable due to the strong charge control and its robustness to short-channel effects [3] . To date, vertical NW TFETs with III-V materials have only been demonstrated through bottom-up techniques with complex manufacturing issues [4] [5] [6] [7] [8] . In this work, for the first time, we demonstrate InGaAs/InAs heterojunction vertical NW TFETs fabricated via a more manufacturing relevant top-down approach. Devices with a diameter (D) of 50 nm and EOT= 1.2 nm exhibit I on = 0.27 μA/μm at a fixed I off = 100 pA/μm, and V dd = 0.3 V. This is the highest ON current demonstrated at this OFF current among NW TFETs based on III-V materials. Fig. 1(a) shows a schematic view of the transistor fabricated in this work. The starting heterostructure, grown by MBE on an InP wafer, is similar to that in [2] . The tunneling junction consists of a p + -i In 0.53 Ga 0. 47 As heterostructure in which a 2 nm i-InAs/8 nm i-In 0.7 Ga 0.3 As "notch" has been inserted to reduce the tunnel barrier height and yield steeper subthreshold characteristics and high ON current [2] . The p + source and n + drain have a nominal 10 20 cm -3 C and 6×10 19 cm -3 Si doping, respectively. In Fig. 1(b) , the energy band diagram along the nanowire is simulated with Nextnano3 by solving Schrodinger-Poisson self-consistently in a double-gate geometry (V ds =0 V, V gs =0.5 V). The efficacy of the InAs/In 0.7 Ga 0.3 As notch to lower the tunnel barrier is evident [2] . The process flow is described in Fig. 2 . We leverage process and etching technologies used in our previous work [9] . One major change is an improved RIE technology [10] to define the NW. Fig. 3 shows a comparison of D= 60 nm InGaAs NW etched in [9] and in this work. By increasing the substrate temperature during etch and optimizing the etching conditions, we are able to realize more vertical and smooth sidewalls. This improvement ensures tighter control of the NW diameter and yields better scalability. An exponent of the capabilities of this technology is shown in Fig. 4 which features a D=15 nm scale InGaAs NW with an aspect ratio greater than 15.
Fabrication Process
After NW formation, we introduce a spin-on glass (SOG) planarization and etch back step. This forms a 50 nm SOG layer that covers the bottom p + source on which the gate stack is deposited. In this way, we reduce the source-to-gate leakage current that affected our previous NW-MOSFETs [9] , and are able to scale the gate dielectric thickness. Our process proceeds with a digital etch [11] Fig. 7 . Triode-like characteristics are observed [5] with a typical low V ds super-linear behavior characteristics of TFETs [12] . Fig. 8 shows the output characteristics in a semilog scale including the reverse regime. Clear negative differential resistance (NDR) is observed for V ds <0 and high V gs , confirming the tunneling nature of the device operation in the ON regime. At V gs =0.8 V, we observe a peak-to-valley ratio in I d of 6.2. This is the highest value reported at room temperature in III-V NW TFETs.
Across the sample a spread of device characteristics is observed. Fig. 9 To further understand the physics of device operation, temperature (T) dependent measurements on another device (with relatively negative V t ) are performed. Fig. 11 shows the I d -V ds characteristics at V gs = 0.5 V and different T in a semilog scale. NDR is clearly seen at all T in the reverse regime. I d in the low V ds <0 region shows little T dependence, confirming direct band-to-band tunneling (BTBT) current conduction. In the positive V ds region, I d increases slightly with T, which can be attributed to bandgap reduction with increasing T [13] .
In Fig. 12 , subthreshold characteristics at different T and V ds =0.05 V are shown. A T-independent leakage current floor below pA/um range is reached, a unique feature of the NW geometry not seen in planar TFETs [13] . Another observation in Fig. 12 is the sharp saturation of I d at high V gs , which could be due to high interface states (D it ) density inside InGaAs conduction band or the depletion of p+ source in the overlapping region with the gate. The subthreshold current is very sensitive to T, which is not expected from a pure BTBT conduction mechanism. This suggests that a thermal process is involved. The average S at V ds =0.05 V is shown as a function of T in Fig. 13 , indicating that ideal behavior is never reached. The Arrhenius plot [ln (I d /T 3/2 ) vs. (1/kT)] at several V gs in the subhtreshold regime is shown in Fig. 14 . As observed in Fig. 15 , the extracted thermal barrier height ( Φ B ) from the Arrhenius plot is linearly dependent on V gs . T-dependent gate efficiency due to interface states (D it ) alone is unlikely to be the root cause as a different T signature due to D it is observed on MOSFETs on similarly etched InGaAs surfaces [14, 15] . A Poole-Frenkel (PF) mechanism described in [13] involving field-enhanced thermal excitation of carriers from trapped states in the bandgap seems inconsistent with the linear dependence of Φ B on V gs.. A possible explanation is that the subthreshold current is bottlenecked by a thermal-assisted tunneling process of electrons from the valence band of the p+ source into the lowest states available in the conduction band at the InAs notch. Simulations of the energy band diagram at different V gs in Fig.  16 allow us to estimate the thermal energy ΔE between the bottom of the InAs notch and the Fermi level at the source E F,S. that is required for this process. The inset confirms a linear relationship between V gs and ΔE with values that are broadly consistent with measurements. Further analysis is needed to fully identify the responsible mechanism. Compared to other vertical III-V NW TFETs, our devices exhibit an excellent combination of steep slope and ON current, delivering high I on at low I off . This is testimony to the increased flexibility and precision heterostructure growth that is afforded by a top-down fabrication approach.
Conclusions InGaAs/InAs heterojunction NW TFETs have been fabricated via a top-down approach for the first time. With improved InGaAs RIE technology and a thin SOG layer isolating source from gate, we have been able to obtain near vertical-sidewall NWs and scale the EOT to 1.2 nm. An average S of 79 mV/dec at V ds =0.3 V is obtained over 2 decades of current in our best performing devices. I on = 0.27 μA/μm is extracted at V dd =0.3 V and a fixed I off =100 pA/μm. This demonstrates an excellent combination of steep slope and ON current compared to other NW TFETs with III-V materials. Refer [1] Io [2] De [3] Av [4] Sc [5] Ri [6] To [7] To [8] De [9] Zh [10] Z [11] 
